a simple 2 stage cpu in verilog