My random exercises to stay competent at VHDL.