Adding netlist target stuff under system
ignoring output files from netlist generation
Adding coregen files
Adding verilog project directory
Trying to add core stuff with ise project
Adding boot directory
Looks like the whole chain works, just need to clean up dependencies and ignore files