Change Xilinx clock gating reference