Created toplevel to test hdlc module, includes fixes to uart_tx to work with the fifo_sync moudle