hdl/modules/*/*/xwb_acq_core.vhd: fix wrong dbg_rd_data_o width