PCB update
Power traces moved to seperate layers
Size of large vias reduced a bit to avoid a lot of DRC errors and minimum annular ring size reduced in design rules