Test my taint, Verilog.