Added wrapper and hardware testbench

Includes a working simulation testbench and wrapper to interface with
the sequential SHA1 implementation. Also includes a hardware testbench
that is implementation-specific to the Basys2 board, BUT the whole
system is about six times the capacity of that board. Please to be
donating an FPGA with >12k slices