Init
ControlUnit & SignExt & ZeroExt finished.
RegisterFile Done
ALU done
ForwardingUnit done
RegDataUnit Done. ControlUnit modified.
IM not finished. CPU first version
CPU IF ID Done.
Note : CPU_CLK should control models
Merge branch 'master' of github.com:lgh303/ghjkl