Add gen path to SystemVerilog compiling