Fixed reset parameter/reset input generation in Verilog output