pic: implement single interrupt line module
sim: interrupt line module testbench
sim: add waveform format to interrupt_line test