Create the xbar module
Rename top module
Create the core + xbar + mem top module
FIX: declare missing wire
Merge branch 'master' into soc-development
Add tb for core + xbar + mem
Remove unused signals, and rename module
Disable iport when data port request stall
Remove a condition for iport_enable_r
Merge branch 'master' into soc-development