disable vhdl and verilog files generation in synthesis.tcl too