extended reset pulse to test chip/internal logic