adding vcs sim par folder, and updated makefiles to include new sram verilog implementation
updating skeleton for icc and post place and route simulation, plus changes for new srams
updated files to work for post par simulation, and included changes for different clock periods in dc/icc/vcs
fixed some typos
merged test harness
updated makefile