Network on Chip RTL in Verilog