Finished content for architecture description in report. Finished content for test description of DMA Module (except bus interace and implementing on FPGA, I'll leave that to Kristian for now)