flo: Disable PowerHAL on boot

Signed-off-by: Zhao Wei Liew <zhaoweiliew@gmail.com>
msm: idle-v7: flush non secure L1 cache lines for l2 GDHS LPM mode

It is LPM driver(HLOS) responsiblity to flush non secure lines of
L1 cache when the core decide to enter a LPM mode where core get
powered off. But current code is not flushing the non secure lines
of L1 cache when the core decide to enter into L2 GDHS LPM mode.
This change addresses the flushing of non secure lines of L1 cache.

CRs-fixed: 555905
Change-Id: I721947386091875994bcb71bd8b9b9b793a72349
Signed-off-by: Murali Nalajala <mnalajal@codeaurora.org>
msm: acpuclock-8064: Overclock to 1728 MHz

Signed-off-by: Zhao Wei Liew <zhaoweiliew@gmail.com>
msm: board-flo: Use sensor 0 for thermal info

Signed-off-by: Zhao Wei Liew <zhaoweiliew@gmail.com>