Makefile for J=32,K=16,N=2 configuration
added J=4,K=4,N=4 and J=16,K=16,N=2 configurations
added synth-ip.tcl to generate fp_add and fp_mul
Use Xilinx floating point on the fpga
Added MmDebugIndication for showing progress on hw