Repo for my Verilog Class