A bunch of Verilog fixes

Now that I can get VCS to run I can actually check my Verilog
syntax...