prosthesa to ='1' stis sinthikes + aftakia sto else "0"
test
Merge branch 'master' of https://github.com/persongr/VLSI

Conflicts:
	tictactote.vhdl