FPGA

change PLL and startup