A few bug fixes

- dd_is_io_address was checked in the writeback stage even for control register
transfers.  The state is undefined for non-memory transfers, so it would intermittently
return garbage for a control register read.
- Reset multiCycleTransferActive in simulator when an interrupt occurs, otherwise
the PC would be incorrect in some cases.