tried to apply "fmul.vhd" to pipeline processing.
checked pipeline
fixed components of fadd (encoders&barrel-shifters)
anged fadd
Merge branch 'pipelining'
debugged
fadd passed 10000001random cases of adding.
fadd passed 1000000 random cases of both +,-.
cleaned up the comments.