TMR0, TMR1 working and generate overflows. Timer1 shifted to have 100Hz exactly.
Switches are also read and put in NEW register. FSM structure still has to be implimented.