correct FPGA row and column in the data_memory_control and the top_tb memory instantiation