Still working on Verilog Interpretation