improvized rv32_1stage translation from Chisel to SystemVerilog