Create counter.v

test Verilog counter module