Adding existing verilog modules