final pipeline processor design