redid modelsim simulation
spi_slave component was changed
data buffer removed data_ready bit now indicates when data is ready