Removed old design examples.
Removed old XESS VHDL library for XuLA2 boards.
Removed old README file.
Reorganized FPGA design examples.