DFF fixed.
The inverter was placed incorrectly and was after the d-flip flop, which is wrong.  Now it is before; however, DFF.vhdl synthesizes two dffs because the dff's in the fpga don't have the inverted output.