Finalized the state machine concept. --> WORKS!!!! 100%.
Added new debug implementations.
Commented source code.
Ready to start logic implementation.
Added modified solution file.