Correct the verilog code to avoid the latch generating.
Make the simulation works for adbg_crc32.v .