move led and segled control to ioclock to improve timing.
disable some VIC-IV registers that were putting pressure on CPU
timing (and so hiding real critical path).