the verilog generated for examples/* and tests/* projects