it's a power stage written in verilog ams