sockit: connect 'fpga' ddr3 mem ctrl to external clock

Quartus 14.0 will cause an error when the memory controllers
pll reference clock is daisy chained to another pll.

Since there is a free 50 MHz external clock available,
it's better to use that.
Merge branch 'master' of https://github.com/openrisc/orpsoc-cores