Serial UART Initial

Contains VHDL modules for serial UARTs both buffered and unbuffered
Merge branch 'master' of https://github.com/Unallocated/FPGA-MISC