Fixed Verilog ROM generation. Issue was when ROM values were declared outside the ROM, the backend used a default name instead of the actual value.
clean up
Merge branch 'master' of https://github.com/ucb-bar/chisel into ir