Add support for code profiling in Verilog simulation