Make signal naming more consistent and add clarifying comments
Fix a few cache bugs

- L2 cache valid bits weren't bypassed properly.  If a miss was in the L2
cache pipeline immediately after a fill for the same address, it would
cause another miss (this is almost impossible with a single core,
but common with multiple cores)
- The address passed into the l2_pending_miss_cam was too wide (included
low bits)