Include slice LUTs and registers in the FPGA cost model.