The memory write task in testbench template is modified for correct write timing.
A testbench of cache and its related template are updated.