finished architectural changes to accomodate store+load instrucitons
rearranged order in which instructions are generated, so instructions don't refer to registers who haven't been assigned yet