Reads verilog gate level netlist plus either APL models and/or .lib models and performs leakage calculation (requires Synopsys liberty parser, Icaraus Verilog, and Boost library for building, if using APL, requires Ansys readapl utility at runtime)