virtual arrayport
CPU to test submodule performance
added not16
array Out Port
testfbp launch the loadbalancer
updated
merge