first try at generating verilog and adding a simulation.