Add amiq_hello_world example of how to connect System Verilog with
Octave