major change to have spi loading the FPGA