All verilog has been uploaded for both synthesis and simulation