Representative delay is now the same for sizing and the final representative delay
also checks for delays larger than 1ns
added validity check to fpga.update_delay()
Added an extra step to size restorer length for finFET ptran
Sizing will also stop when current cost is equal to previous cost
added some initial sizes