Fix: Hazard barrier instructions do not clear the hazard created by pending software interrupt. Writing directly to the interrupt controller has shorter latency than using Cause register.