plddr3: Fix the adc_dwr pulse width

The adc_dwr signal pulse width was to long, need to be just one adc_clk cycle.