Starting some verilog simulation work