[Thoth] Timing bugfix

The Verilog timing module wasn't correctly checking for PLL1X or XINPUT
mode because of a bug in the translation from AHDL.
See
http://forums.parallax.com/showthread.php/157196?p=1293065&viewfull=1#post1293065